

Beyond the Surface: Validation Challenges and Opportunities for Confidential Computing

Jo Van Bulck

🖀 DistriNet, KU Leuven, Belgium 🖂 jo.vanbulck@cs.kuleuven.be 🎔 @jovanbulck 🔇 vanbulck.net

September 9, 2024, PAVeTrust @ FM'24













Enclaved Execution: Reducing Attack Surface





"Platonic" ideal: Hardware-level isolation and attestation

Enclaved Execution: Privileged Side-Channel Attacks





Reality #1: Microarchitectural side channels

Confidential Computing Spectrum









7

Case Study: Hardware-Software Co-Design for Secure IRQs





• Small CPU, open source



• Large CPU, proprietary

Case Study: Hardware-Software Co-Design for Secure IRQs



→ explore synergy low-end <> high-end TEEs



- Small CPU, open source
- Formal operational semantics

- Large CPU, proprietary
- Pragmatic mitigation primitives



Wait a Cycle: Interrupt Latency as a Side Channel



TIMINGLEAKS

EVERYWHERE

mgflip.com

Sancus: Open-Source Trusted Computing for the IoT

Embedded <u>enclaved execution</u>:

- Isolation & attestation
- Save + clear CPU state on interrupt

Small CPU (openMSP430):

- Area: ≤ 2 kLUTs
- Deterministic execution: no pipeline/cache/MMU/...
- Research vehicle for rapid prototyping of attacks & mitigations





Noorman et al. Sancus 2.0: A Low-Cost Security Architecture for IoT devices. TOPS, 2017

Example: Extracting Keystrokes with Interrupt Latency





Example: Extracting Keystrokes with Interrupt Latency





Mitigation Strategy #1: Hardware-Level Padding



Mitigation Strategy #1: Hardware-Level Padding





- Operational semantics: Sancus_{H/L} w/ and w/o interrupts (~35 pages)
- **Pen-and-paper proof:** Any attack in Sancus_L can also be expressed in Sancus_H w/o interrupts...



Deductive Validation: Proving Contextual Equivalence



(CPU-Not)

$$\begin{split} & \mathcal{B} \neq \langle \bot, \bot, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} \text{ OK } \quad \mathcal{R}' = \mathcal{R}[\text{pc} \mapsto \mathcal{R}[\text{pc}] + 2][\textbf{r} \mapsto \neg \mathcal{R}[\textbf{r}]] \\ & \frac{\mathcal{D} \vdash \delta, t, t_a \frown_D^{cycles(i)} \delta', t', t_a' \quad \mathcal{D} \vdash \langle \delta', t', t_a', \mathcal{M}, \mathcal{R}', \mathcal{R}[\text{pc}], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t_a'', \mathcal{M}', \mathcal{R}'', \mathcal{R}[\text{pc}], \mathcal{B}' \rangle}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t_a'', \mathcal{M}', \mathcal{R}'', \mathcal{R}[\text{pc}], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[\text{pc}]) = \text{NOT } \textbf{r} \\ & \mathcal{B} \neq \langle \bot, \bot, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} \text{ OK } \quad \mathcal{R}' = \mathcal{R}[\text{pc} \mapsto \mathcal{R}[\text{pc}] + 2][\textbf{r}_2 \mapsto \mathcal{R}[\textbf{r}_1]\&\mathcal{R}[\textbf{r}_2]] \\ & \mathcal{R}'' = \mathcal{R}'[\text{sr.N} \mapsto \mathcal{R}'[\textbf{r}_2]\& \text{0x8000}, \text{sr.Z} \mapsto (\mathcal{R}'[\textbf{r}_2] == 0), \text{sr.C} \mapsto (\mathcal{R}'[\textbf{r}_2] \neq 0), \text{sr.V} \mapsto 0] \end{split}$$

 $\frac{\mathcal{D} \vdash \delta, t, t_a \curvearrowright_D^{cycles(i)} \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}'', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_{\mathbf{I}} \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[pc], \mathcal{B}' \rangle}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \to \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[pc], \mathcal{B}' \rangle} i = decode(\mathcal{M}, \mathcal{R}[pc]) = \text{AND} \mathbf{r}_1 \mathbf{r}_2$

(CPU-CMP)

$$\begin{array}{c} \mathcal{B} \neq \langle \bot, \bot, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} \text{ OK } \quad \mathcal{R}' = \mathcal{R}[pc \mapsto \mathcal{R}[pc] + 2][\mathbf{r}_2 \mapsto \mathcal{R}[\mathbf{r}_1] - \mathcal{R}[\mathbf{r}_2]] \\ \mathcal{R}'' = \mathcal{R}'[\mathbf{sr}.\mathbb{N} \mapsto (\mathcal{R}'[\mathbf{r}_2] < 0), \mathbf{sr}.\mathbb{Z} \mapsto (\mathcal{R}'[\mathbf{r}_2] = 0), \mathbf{sr}.\mathbb{C} \mapsto (\mathcal{R}'[\mathbf{r}_2] \neq 0), \mathbf{sr}.\mathbb{V} \mapsto overflow(\mathcal{R}[\mathbf{r}_1] - \mathcal{R}[\mathbf{r}_2])] \\ \frac{\mathcal{D} \vdash \delta, t, t_a \frown_D^{cycles(i)} \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}'', \mathcal{R}[pc], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[pc], \mathcal{B}' \rangle}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \rightarrow \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[pc], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[pc]) = \texttt{CMP} \mathbf{r}_1 \mathbf{r}_2 \mathcal{M} + \mathcal{M} +$$

(CPU-ADD)

 $\begin{array}{c} \mathcal{B} \neq \langle \bot, \bot, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} \operatorname{OK} \quad \mathcal{R}' = \mathcal{R}[\operatorname{pc} \mapsto \mathcal{R}[\operatorname{pc}] + 2][\mathbf{r}_2 \mapsto \mathcal{R}[\mathbf{r}_1] + \mathcal{R}[\mathbf{r}_2]] \\ \mathcal{R}'' = \mathcal{R}'[\operatorname{sr.N} \mapsto (\mathcal{R}'[\mathbf{r}_2] < 0), \operatorname{sr.Z} \mapsto (\mathcal{R}'[\mathbf{r}_2] == 0), \operatorname{sr.C} \mapsto (\mathcal{R}'[\mathbf{r}_2] \neq 0), \operatorname{sr.V} \mapsto overflow(\mathcal{R}[\mathbf{r}_1] + \mathcal{R}[\mathbf{r}_2])] \\ \frac{\mathcal{D} \vdash \delta, t, t_a \curvearrowright_D^{cycles(i)} \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}'', \mathcal{R}[\operatorname{pc}], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[\operatorname{pc}], \mathcal{B}' \rangle}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \to \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[\operatorname{pc}], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[\operatorname{pc}]) = \operatorname{ADD} \mathbf{r}_1 \mathbf{r}_2 + \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}'' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}[\mathbf{r}_2] \mathcal{R}' \mathcal{R}'$

(CPU-SUB)

 $\begin{array}{c} \mathcal{B} \neq \langle \bot, \bot, t_{pad} \rangle \quad i, \mathcal{R}, pc_{old}, \mathcal{B} \vdash_{mac} \operatorname{OK} \quad \mathcal{R}' = \mathcal{R}[\operatorname{pc} \mapsto \mathcal{R}[\operatorname{pc}] + 2][\operatorname{r}_2 \mapsto \mathcal{R}[\operatorname{r}_1] - \mathcal{R}[\operatorname{r}_2]] \\ \mathcal{R}'' = \mathcal{R}'[\operatorname{sr.N} \mapsto (\mathcal{R}'[\operatorname{r}_2] < 0), \operatorname{sr.Z} \mapsto (\mathcal{R}'[\operatorname{r}_2] == 0), \operatorname{sr.C} \mapsto (\mathcal{R}'[\operatorname{r}_2] \neq 0), \operatorname{sr.V} \mapsto overflow(\mathcal{R}[\operatorname{r}_1] - \mathcal{R}[\operatorname{r}_2])] \\ \frac{\mathcal{D} \vdash \delta, t, t_a \curvearrowright_D^{cycles(i)} \delta', t', t'_a \quad \mathcal{D} \vdash \langle \delta', t', t'_a, \mathcal{M}, \mathcal{R}'', \mathcal{R}[\operatorname{pc}], \mathcal{B} \rangle \hookrightarrow_1 \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[\operatorname{pc}], \mathcal{B}' \rangle}{\mathcal{D} \vdash \langle \delta, t, t_a, \mathcal{M}, \mathcal{R}, pc_{old}, \mathcal{B} \rangle \to \langle \delta'', t'', t''_a, \mathcal{M}', \mathcal{R}''', \mathcal{R}[\operatorname{pc}], \mathcal{B}' \rangle} \quad i = decode(\mathcal{M}, \mathcal{R}[\operatorname{pc}]) = \operatorname{SUB} \operatorname{r}_1 \operatorname{r}_2 \operatorname{SUB} \operatorname{r}_1 \operatorname{subs} \operatorname{s$

Mind the Gap: Studying Model Mismatches



- Inductively study 2 "provably secure" systems (Sancus + VRASED)
- >16 model mismatches/incompleteness



TABLE I. List of falsified and exploitable assumptions found in $Sancus_V$. IM = Implementation-model mismatch; MA = Missing attacker capability.

IM	V-B1 V-B2 V-B3 V-B4	Instruction execution time does not depend on the context The maximum instruction execution time is $T = 6$. Interrupted enclaves can only be resumed once with ret: Interrupted enclaves cannot be restarted from the ISR.		
1111	V-B5 V-B6	The system only supports a single enclave. Enclave software cannot access unprotected memory.		
	V-В /	Enclave software cannot manipulate interrupt functionality.		
MA	V-C1 V-C2	Untrusted DMA peripherals are not modeled. Interrupts from the watchdog timer are not modeled.		

Bognar et al. "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Execution Architectures", S&P'22. Busi et al. "Bridging the Gap: Automated Analysis of Sancus", CSF'24.

Mitigation Strategy #2: Compile-Time Branch Balancing



Winderix et al. "Compiler-Assisted Hardening of Embedded Software Against Interrupt Latency Side-Channel Attacks", EuroS&P 2021. Bognar et al. "MicroProfiler: Principled Side-Channel Mitigation through Microarchitectural Profiling", EuroS&P 2023.

Inductive Validation: Microarchitectural Profiling





Winderix et al. "Compiler-Assisted Hardening of Embedded Software Against Interrupt Latency Side-Channel Attacks", EuroS&P 2021. Bognar et al. "MicroProfiler: Principled Side-Channel Mitigation through Microarchitectural Profiling", EuroS&P 2023.

Inductive Validation: Systematic ISA Augmentation





Excurse: Subverting and Securing TI IPE "Enclaves"

	L	
1		

	Attack primitive	C×	IX	Section
Architectural	Controlled call corruption (new)	lacksquare	•	§3.1
	Code gadget reuse [35]	${}^{\bullet}$	${}^{\bullet}$	§3.2
	Interrupt register state [73]	•	•	§3.3
	Interface sanitization [69]	lacksquare	lacksquare	§6.1
Side channels	Cache timing side channel [23, 39]	$\mathbf{\bullet}$	\bigcirc	§3.4.1
	Interrupt latency side channel [71]	lacksquare	\bigcirc	§3.4.2
	Controlled channel [25, 77]	lacksquare	\bigcirc	§3.4.3
	Voltage fault injection [31, 40]	\bigcirc	\bigcirc	§A.1
	DMA contention side channel [7, 8]	\bigcirc	\bigcirc	§A.2

Bognar et al. "Intellectual Property Exposure: Subverting and Securing Intellectual Property Encapsulation in Texas Instruments Microcontrollers", USENIX Sec'24.



Bognar et al. "Intellectual Property Exposure: Subverting and Securing Intellectual Property Encapsulation in Texas Instruments Microcontrollers", USENIX Sec'24.



PSIRT Notification MSP430FR5xxx and MSP430FR6xxx IP Encapsulation Write Vulnerability

TEXAS INSTRUMENTS

Summary

The IP Encapsulation feature of the Memory Protection Unit may not properly prevent writes to an IPE protected region under certain conditions. This vulnerability assumes an attacker has control of the device outside of the IPE protected region (access to non-protect memory, RAM, and CPU registers).

Vulnerability

Bognar et al. "Intellectual Property Exposure: Subverting and Securing Intellectual Property Encapsulation in Texas Instruments Microcontrollers", USENIX Sec'24.



Challenge: Side-Channel Sampling Rate



Slow shutter speed Medium shutter speed Fast shutter speed

CC-BY-SA Nevit Dilmen

SGX-Step: Executing Enclaves one Instruction at a Time



Van Bulck et al., "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017.

SGX-Step: Executing Enclaves one Instruction at a Time





Van Bulck et al., "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control", SysTEX 2017.

SGX-Step: A Versatile Open-Source Attack Toolkit



[USENIX'18, CCS'19, S&P'21] Zero-step replaying

Root-Causing SGX-Step: Aiming the Timer Interrupt



Root-Causing SGX-Step: CPU Microcode Assists



Constable et al. "AEX-Notify: Thwarting Precise Single-Stepping Attacks through Interrupt Awareness for Intel SGX Enclaves", USENIX Sec'23.

Root-Causing SGX-Step: CPU Microcode Assists



Ideas That Were Rejected (1)



35





Highly complex



Ideas That Were Rejected (2)





ASYNCHRONOUS ENCLAVE EXIT NOTIFY AND THE EDECCSSA USER LEAF FUNCTION



CHAPTER 8 ASYNCHRONOUS ENCLAVE EXIT NOTIFY AND THE EDECCSSA USER LEAF FUNCTION

8.1 INTRODUCTION

Asynchronous Enclave Exit Notify (AEX-Notify) is an extension to Intel[®] SGX that allows Intel SGX enclaves to be notified after an asynchronous enclave exit (AEX) has occurred. EDECCSSA is a new Intel SGX user leaf function (ENCLU[EDECCSSA]) that can facilitate AEX notification handline as well as software that support AEX-Notify and ENCLU[EDECCSSA].

The following list summarizes the a details are provided in Section 8.3)

- SECS.ATTRIBUTES.AEXNOTIFY:
- TCS.FLAGS.AEXNOTIFY: This e

SGX-Step led to new x86 processor instructions!

- \rightarrow shipped in millions of devices \geq 4th Gen Xeon CPU
- SSA.GPRSGX.AEXNOTIFY: Enclave-writable byte that allows enclave software to dynamically enable/disable AEX notifications.

An AEX notification is delivered by ENCLU[ERESUME] when the following conditions are met:

AEX-Notify: Idea Overview





Constable et al. "AEX-Notify: Thwarting Precise Single-Stepping Attacks through Interrupt Awareness for Intel SGX Enclaves", USENIX Sec'23.

AEX-Notify: Software Implementation





Conclusions and Take-Away



Value of **deductive formal models**



... guided and refined by inductive validation!



Synergy attacks ↔ defenses; small research prototypes ↔ (high-end) real-world CPUs



Thank you! Questions?